Intro To Parallel Computing

John Urbanic

Parallel Computing Scientist
Pittsburgh Supercomputing Center

Purpose of this talk

- This is the 50,000 ft. view of the parallel computing landscape. We want to orient you a bit before parachuting you down into the trenches to deal with MPI.
- This talk bookends our technical content along with the Outro to Parallel Computing talk. The Intro has a strong emphasis on hardware, as this dictates the reasons that the software has the form and function that it has. Hopefully our programming constraints will seem less arbitrary.
- The Outro talk can discuss alternative software approaches in a meaningful way because you
 will then have one base of knowledge against which we can compare and contrast.
- The plan is that you walk away with a knowledge of not just MPI, etc. but where it fits into the world of High Performance Computing.

Compute bound problems abound: Climate change analysis



Simulations


- Cloud resolution, quantifying uncertainty, understanding tipping points, etc., will drive climate to exascale platforms
- New math, models, and systems support will be needed


Extreme data


- "Reanalysis" projects need 100x more computing to analyze observations
- Machine learning and other analytics are needed today for petabyte data sets
- Combined simulation/observation will empower policy makers and scientists


Exascale is needed at all scales: combustion simulations


- Goal: 50% improvement in engine efficiency
- Center for Exascale Simulation of Combustion in Turbulence (ExaCT)
 - Combines simulation and experimentation
 - Uses new algorithms, programming models, and computer science













The list is long, and growing.

- Molecular-scale Processes: atmospheric aerosol simulations
- AI-Enhanced Science: predicting disruptions in tokomak fusion reactors
- Hypersonic Flight








- Modeling Thermonuclear X-ray Bursts: 3D simulations of a neutron star surface or supernovae
- Quantum Materials Engineering: electrical conductivity photovoltaic and plasmonic devices
- Physics of Fundamental Particles: mass estimates of the bottom quark
- Digital Cells











These and others are in an appendix at the end of our Outro To Parallel Computing talk.

And many of you doubtless brought your own immediate research concerns. Great!

Welcome to The Exascale Era!

exa = 10^{18} = 1,000,000,000,000,000,000 = quintillion 64-bit precision floating point operations per second





23,8003,33 Cray **RVdIStA**rM\$00 2004 (\$\mathbb{T}\D5\TIflp\$)s)

There may also be a Chinese machine, OceanLight, or 3-letter-agency machines on the scene.



Revised and expanded

in very little time. Performing a billion operations, on the other hand, could take minutes or hours, though it's still possible provided you are patient. Performing a trillion operations, however, will basically take forever. So a fair rule of thumb is that the calculations we can perform on a computer are ones that can be done with *about a billion operations or less*.

Mark Newman

Copyrighted Material

Where are those 10 or 12 orders of magnitude?

How do we get there from here?

BTW, that's a bigger gap than




VS.



IBM 709 12 kiloflops

Moore's Law abandoned serial programming around 2004



But Moore's Law is only beginning to stumble now.

Intel process technology capabilities













High Volume Manufacturing	2004	2006	2008	2010	2012	2014	2018	2021
Feature Size	90nm	65nm	45nm	32nm	22nm	14nm	10nm	7nm
Integration Capacity (Billions of Transistors)	2	4	8	16	32	64	128	256



Transistor for 90nm Process


Source: Intel



Influenza Virus

Source: CDC


And at end of day we keep using getting more transistors.




OurWorldinData.org – Research and data to make progress against the world's largest problems.

Licensed under CC-BY by the authors Hannah Ritchie and Max Roser.

And run into the real problem. This is the central driver of 21st century computing!




Even when you go extreme...




These are CPUs you can buy.

https://hwbot.org/benchmark/cpu_frequency/halloffame




For those of you thinking, "Well, at least my CPU runs at 4+ GHz."



Maybe sometimes.

Not a new problem...just ubiquitous.



Starting to see 200KW per cabinet in datacenters.

And how to get more performance from more transistors with the same power.

A 15% Reduction In Voltage Yields

RULE OF THUMB

Frequency	Power	Performance		
Reduction	Reduction	Reduction		
15%	45%	10%		





Area = :

Voltage = 1

Freq = 1

Power = 1

Perf = 1

DUAL CORE



Area = 2

Voltage = 0.85

Freq = 0.85


Power = 1

Perf = ~ 1.8

Single Socket Parallelism

Processor	Year	Vector	Bits	SP FLOPs / core / cycle	Cores	FLOPs/cycle
Pentium III	1999	SSE	128	3	1	3
Pentium IV	2001	SSE2	128	4	1	4
Core	2006	SSE3	128	8	2	16
Nehalem	2008	SSE4	128	8	10	80
Sandybridge	2011	AVX	256	16	12	192
Haswell	2013	AVX2	256	32	18	576
KNC	2012	AVX512	512	32	64	2048
KNL	2016	AVX512	512	64	72	4608
Skylake	2017	AVX512	512	96	28	2688

Putting It All Together



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2017 by K. Rupp

Parallel Computing


One woman can make a baby in 9 months.

Can 9 women make a baby in 1 month?

But 9 women can make 9 babies in 9 months.

First two bullets are Brook's Law. From *The Mythical Man-Month*.

Prototypical Application: Serial Weather Model



First Parallel Weather Modeling Algorithm: Richardson in 1917




Courtesy John Burkhardt, Virginia Tech

Weather Model: Shared Memory (OpenMP)



Four meteorologists in the

V100 GPU and SM



Volta GV100 GPU with 85 Streaming Multiprocessor (SM) units

Volta GV100 SM


Huang's Law

An observation/claim made by Jensen Huang, CEO of Nvidia, at its 2018 GPU Technology Conference.

He observed that Nvidia's GPUs were "25 times faster than five years ago" whereas Moore's law would have expected only a ten-fold increase.


In 2006 Nvidia's GPU had a 4x performance advantage over other CPUs. In 2018 the Nvidia GPU was 20 times faster than a comparable CPU node: the GPUs were 1.7x faster each year. Moore's law would predict a doubling every two years, however Nvidia's GPU performance was more than tripled every two years fulfilling Huang's law.

It is a little premature, and there are confounding factors at play, so most people haven't yet elevated this to the status of Moore's Law.




Source: NVIDIA

Weather Model: Accelerator (OpenACC)




1 meteorologists coordinating 1000 math savants using tin cans and a string.

Weather Model: Distributed Memory (MPI)



The pieces fit like this...



Cores, Nodes, Processors, PEs?

- A "core" can run an independent thread of code. Hence the temptation to refer to it as a processor.
- "Processors" refer to a physical chip. Today these almost always have more than one core.
- "Nodes" is used to refer to an actual physical unit with a network connection; usually a circuit board or "blade" in a cabinet. These often have multiple processors.
- To avoid ambiguity, it is precise to refer to the smallest useful computing device as a Processing Element, or PE. On normal processors this corresponds to a core.

I will try to use the term PE consistently myself, but I may slip up. Get used to it as you will quite often hear all of the above terms used interchangeably where they shouldn't be. Context usually makes it clear.


Many Levels and Types of Parallelism

- Vector (SIMD)
- Instruction Level (ILP)
 - Instruction pipelining
 - Superscaler (multiple instruction units)
 - Out-of-order
 - Register renaming
 - Speculative execution
 - Branch prediction

Compiler (not your problem)

OpenMP 4/5 can help!





MPI -

- Multi-Core (Threads)
- SMP/Multi-socket
- Accelerators: GPU & MIC
- Clusters
- MPPs

Also Important

- ASIC/FPGA/DSP
- RAID/IO

Top 10 Systems as of November 2024 (Pflops) AMD EPYC 24C 1.8GHz Lawrence Livermore

1

2

8

9

T-11-11

El Capitan **National Laboratory HPE** Slingshot-11 11,039,616 1742 2746 **United States** AMD Instinct MI300A Oak Ridge National AMD EPYC 64C 2GHz

(Pflops)

30

25

39

29

Frontier Laboratory HPE Slingshot-11 9,066,176 1353 2055 **United States** AMD Instinct MI250X Intel Xeon Max 9470 52C 2.4GHz **Argonne National** 1012 1980 Aurora Laboratory HPE Slingshot-11 9,264,128

3 **United States** Intel Data Center GPU Max Intel Xeon 8480C 48C 2GHz Microsoft **Eagle** Microsoft Infiniband NDR 1,123,200 561 846

United States **NVIDIA H100** AMD EPYC 64C 2GHz

Eni S.p.A. 477 HPC6 HPE Slingshot-11 3,143,520 606 Italy AMD Instinct MI250X

5 **RIKEN Center for** ARM 8.2A+ 48C 2.2GHz 6

442 537 Fugaku **Computational Science Fujitsu** 7,630,072 **Torus Fusion Interconnect** Japan

Swiss National NVIDIA Grace 72C 3.1GHz Supercomputing 7 Alps HPE Slingshot-11 2,121,600 434 574 Center **NVIDIA GH200**

Switzerland

AMD EPYC 64C 2GHz EuroHPC LUMI HPE 2,752,704 379 531 Slingshot-11

Finland AMD Instinct MI250X

500 ThinkSystem SR590, Xeon Gold 5218 16C 108.800 2.31 4.00

EuroHP(304 Leonardo


2.3GHz, 10G Ethernet, Lenovo Italy

Service Provider T

Lawrenc

The word is *Heterogeneous*

And it's not just supercomputers. It's on your desk, and in your phone.



How much of this can you program?

Networks


3 characteristics sum up the network:


Latency


The time to send a 0 byte packet of data on the network

Bandwidth

The rate at which a very large packet of information can be sent









Topology

The configuration of the network that determines how processing units are directly connected.


Ethernet with Workstations




Complete Connectivity




Crossbar




Binary Tree





Fat Tree




Other Fat Trees








Atlas @ LLNL






Tsubame @ Tokyo Inst. of Tech

Dragonfly

A newer innovation in network design is the dragonfly topology, which benefits from advanced hardware capabilities like:


- High-Radix Switches
- Adaptive Routing
- Optical Links




Purple links are optical, and blue are electrical.

Parallel IO (RAID...)

- There are increasing numbers of applications for which many PB of data need to be written.
- Checkpointing is also becoming very important due to MTBF issues (a whole 'nother talk).
- Build a large, fast, reliable filesystem from a collection of smaller drives.
- Supposed to be transparent to the programmer.
- Increasingly mixing in SSD.



The path to Exascale has not been incremental.



Is Silicon Photonics a game changer?

Electrically switched networks can operate in "packet switching" mode to lower the effective latency and utilize all the available link bandwidth. The alternative to this mode is "circuit-switching" and it was abandoned by the electronic community long ago. Without practical means to buffer light, process photon headers in-flight, or reverting to switches with expensive optical-electrical-optical conversions, we would have to resort to circuit-switching with all the inherent deficiencies:

- complex traffic steering calculations
- switching delays
- latency increase due to lack of available paths
- under-utilization of links



Photonics is often cited as an enabler for extensive memory disaggregation, but this yields another challenge, specifically the speed of light. Photons travel at a maximum speed of 3.3 ns/m in fibers. This is equivalent to a level-2 cache access of a modern CPU, not including the disaggregation overhead (such as from the protocol, switching, or optical-electrical conversions at the endpoints). At 3–4 m distance, the photon travel time alone exceeds the first-word access latency of modern DDR memory.


A great dive into these topics can be found in Myths and Legends in High-Performance Computing, Matsuoka, Domke, et. al.

End of Moore's Law Will Lead to New Architectures

Non-von Neumann

ARCHITECTURE

von Neumann





CMOS





Beyond CMOS

TECHNOLOGY



QUANTUM COMPUTING Progress and Prospects


INTERNATIONAL
ROADMAP
FOR
DEVICES AND SYSTEMS

2020 EDITION

BEYOND CMOS

THE IROS IS DELASED AND INTERIOR FOR TECHNOLOGY ASSESSMENT ONLY AND IS INTRIOUT REGARD TO A DISMENSION, CONSIDERATIONS PERSONNESS TO NOVESHILL PRODUCTS OR EQUIPMENT.

It would only be the 6th paradigm.



We can do better. We have a role model.

- We hope to "simulate" a human brain in real time on one of these Exascale platforms with about 1 - 10 Exaflop/s and 4 PB of memory
- These newest Exascale computers use 20+ MW
- The human brain runs at 20W
- Our brain is a million times more power efficient!



Why you should be (extra) motivated.

- This parallel computing thing is no fad.
- The laws of physics are drawing this roadmap.
- If you get on board (the right bus), you can ride this trend for a long, exciting trip.

Let's learn how to use these things!

In Conclusion...

